Paolo Giaccone
Assistant Professor


HOME PAGE | people | workgroups | software | papers | theses


Tel. +39-011-0904180
Fax +39-011-0904099
email: paolo.giacconeNOSPAM@polito.it
Please remove NOSPAM from the e-mail address.

CURRICULUM

Paolo Giaccone graduated from the Politecnico di Torino with 110/110 summa cum laude degree in Telecommunication Engineering  in May 1998. 

Between June and September 1998, he was technical consultant of the High-Speed Networks Research Department at Bell Laboratories (Lucent Technologies) in Holmdel (NJ,USA). 

Between August 2000 and September 2001 he was visiting researcher in the Information Systems Networking Lab of Prof. Balaji Prabhakar at the Electrical Engineering Department of Stanford University.

In February 2002 he obtained the Ph.D. degree at Politecnico di Torino, with a dissertation about Queueing and scheduling algorithms for high performance routers.

Between February 2002 and October 2002, he held a PostDoc position at Politecnico di Torino.

Between July 2002 and September 2002, he held a PostDoc position at the Electrical Engineering Department of Stanford University, working in the Information Systems Networking Lab of Prof. Balaji Prabhakar. During July 2003 and September 2003, he was again visiting Prof. Balaji Prabhakar.

Since November 2002, he has been Assistant Professor of the Electronic Department at Politecnico di Torino.

He has served in the Technical Program Committee of the following conferences: IEEE High Performance Switching and Routing (HPSR) (2003, 2007-2009, as Technical Program Chair in 2010), IEEE Symposium on High Performance Interconnects (HotI) (2004-2011), IFIP Wireless Days 2010, ACM CoNext (2008-2010), ACM Mobihoc 2011.


AREAS OF INTEREST

  • Network algorithms
    • scheduling algorithms for packet switches
    • scheduling and routing algorithms for opportunistic wireless networks
    • energy efficient scheduling algorithms
    • distributed algorithms based on belief propagation
  • Performance evaluation
    • opportunistic/delay tolerant networks
  • Switching architectures
    • full optical switches
    • input queued switches
  • Parallel event discrete simulations


PUBLICATIONS LIST

Navigation Shortcuts
Curriculum
Areas of Interest
Publications List
Courses


HOME PAGE | people | workgroups | software | papers | theses

© Networks Group - Politecnico di Torino